

## Chip Design/Verification, Board Design and Embedded Systems Design Engineers with 1-2-3 years experience for your company!

Dear R&D manager/designer and HR manager,

We know how important is finding the highly motivated engineers with the required **experience** for your projects.

We also know how important it is for you to do it **quickly** and with **minimum expenses**. We are also aware of the difficulties to do this...

We can provide you with relevant CVs of our graduates (each of them designed, presented and implemented an industrial project, and passed a test in order to get our recommendation).

Please see the profiles of our graduates that could fit as your employees or as an outsource contractors:

### 1. FPGA AND ASIC DESIGNERS

a. The profile of these designers is:

- i. **Education:** B.Sc.EE
- ii. **Experience:** 1 year professional training includes theory/practice and real projects implementation (500h):

#### 1. Theory and Practice:

1. FPGA design: technology, FPGA design flow, IP architecture, RTL design with Verilog- combination and sequential logic, functional verification, synthesis and P&R etc
2. ASIC Design: technology, ASIC design flow, SoC architecture, RTL design with Verilog, functional verification, synthesis and STA etc

#### 2. Real industrial projects:

1. FPGA: Block level design - 2 channel DMA as AMBA peripheral device
2. ASIC: Chip Level design - SoC communication controller includes digital and analog IPs, memories, I/O etc

#### 3. Tools:

ModelSim, QuartusII, ISE, Design Compiler

#### 4. Languages:

Verilog, TCL

---

### 2. CHIP VERIFICATION ENGINEERS

a. The profile of these designers is:

- i. **Education:** B.Sc.EE, SW Engineers and Computer Sc. graduates
- ii. **Experience:** 1 year professional training includes theory/practice and real projects implementation (500h):

#### 1. Theory and Practice:

1. Chip design and verification based Verilog : technology, FPGA/ASIC design flow, IP architecture, RTL design with Verilog, functional verification etc
2. Chip verification based SystemVerilog and VMM: data types, design flow, interfaces, randomization, OOP for SystemVerilog, VMM classes etc

#### 2. Real industrial projects:

1. IP design and verification with Verilog: Block level design - 2 channel DMA as AMBA peripheral device
2. Functional IP verification environment project design (based random test) with SystemVerilog and VMM (using VCS): design review, verification spec design, monitors, generators, scoreboards, reference model, bug analysis and functional coverage improving etc

#### 3. Tools:

7 Aba Hilel St. Ramat Gan 52522, 03-5750150

[www.ChipDesignCollege.com](http://www.ChipDesignCollege.com), [Info@ChipDesignCollege.com](mailto:Info@ChipDesignCollege.com)

Copyright © 2010 Chip Design College Ltd.

ModelSim, VCS

**4. Languages:**

Verilog, SystemVerilog

---

**3. BOARD AND HIGH SPEED BOARD DESIGNERS**

a. The profile of these designers is:

- i. **Education:** B.Sc.EE
- ii. **Experience:** 1 year professional training includes theory/practice and real projects implementation (500h):

**1. Theory and Practice:**

1. Board design: PCB technology, board design flow, system on board architecture, schematic capture, devices selection, BOM, PCB design, PCB layout intro, power supply design etc
2. High Speed Board Design: signal integrity for high speed board design, power integrity for power distribution system (PDS), high speed interfaces review, work with PI and SI simulator – HyperLinx and SigXplorer, SI/PI problems and solutions review etc

**2. Real industrial projects:**

1. Board design: Communication Controller based ARM and supports the protocols like: ETHERNET, SD and USB.
2. High speed board design: The MPC8569E+ Processor Board (PB) is an application development system.

**3. Tools:**

OrCAD, Allegro, Hyperlynx

---

**4. EMBEDDED SYSTEMS DESIGNERS**

a. The profile of these designers is:

- i. **Education:** B.Sc.EE, SW Engineers and Computer Sc. graduates
- ii. **Experience:** 1 year professional program includes theory/practice and real projects implementation (500h):

**1. Theory and Practice:**

1. Real Time systems design: Embedded systems and applications overview, design flow, C for embedded, boot programming, memories and peripheral devices, clock management, serial/parallel interfaces etc
2. Embedded Linux drivers and applications design: Linux introduction, system calls, processes, threads, synchronization and IPC, Context switch, scheduler, Interrupts subsystem, Memory subsystem, Non-volatile memory, Filesystems, Networking, Introduction to Linux system administration, drivers etc

**2. Real industrial projects:**

1. Real Time: PAINT Program with RTC, timer, LCD, touch screen using.
2. Embedded Linux: smtp server/client

**3. Tools:**

Keil, Mini2420 based ARM9

**4. Languages:**

C, C++ .

---

**5. ASIC PLACE&ROUTE (Layout) DESIGNERS**

a. The profile of these designers is:

- i. **Education:** Electronic Practical Engineers
- ii. **Experience:** 1 year professional training includes theory/practice and real projects implementation (500h):

7 Aba Hilel St. Ramat Gan 52522, 03-5750150

[www.ChipDesignCollege.com](http://www.ChipDesignCollege.com), [Info@ChipDesignCollege.com](mailto:Info@ChipDesignCollege.com)

Copyright © 2010 Chip Design College Ltd.

**1. Theory and Practice:**

1. VLSI Layout and ASIC place and route: VLSI technology, ASIC design flow, SoC architecture intro to RTL design, intro to Unix/Linux, intro to synthesis and STA, layout library cells, delivery check, Floorplanning, power plan, placement and CTS, routing and PRO, physical verification and TO check list etc

**2. Real industrial projects:**

ASIC P&R: HardMacro Design – Dual CPU sub system for SoC Design

**3. Tools:**

Caliber, ModelSim, Design Compiler, Astro

**4. Languages:**

Verilog, TCL

**We are confident about our method as many of our graduates are already working in leading companies like: Intel, Marvell, Sandisk, Samsung, IAI, Elbit , Rafael, TI, Cadence, Zoran, AvnetASIC, Design Art etc.**

If you would like to check this revolutionary model, please call us or send an email and we will be happy to provide you with our best engineers for your open positions.

With best regards

Alexey Molchanov, CEO Chip Design College

052-4448446

[alexeym@chipdesigncollege.com](mailto:alexeym@chipdesigncollege.com)

[www.chipdesigncollege.com](http://www.chipdesigncollege.com)